Skip to main content

Kiyoshi Shibayama

Kiyoshi Shibayama

Profile

  • Full-Credit Status, PhD in Engineering, Kyoto University (Department of Information Engineering), Doctor of Engineering
  • Former Associate Professor, Kyoto University; former Professor, Kyoto Institute of Technology; former Dean, Graduate School of Science and Technology, Kyoto Institute of Technology; Emeritus Professor, Kyoto Institute of Technology
  • He has served as a member of the Information Engineering Research Liaison Committee of the Science Council of Japan, a member of the Japan Accreditation Board for Engineering Education (JABEE), a specialist member of the Certification Evaluation Committee of each university and the National University Education and Research Evaluation Committee of the National Institute for Academic Degrees, a specialist member of the Committee for Special Research of the Japan Society for the Promotion of Science, a written judge of the International Business Committee, a chairperson of the Computer Systems Research Committee of the IEICE, a counselor of the Kansai Branch of the IEICE, etc., and received the Award for Excellence in Teaching Materials of the IEICE Society of Informatics, the Award for Academic Works of the IEICE, and a fellow of the IEICE.

Message

This is a professional graduate school open to people who have graduated from university or have a similar qualification. The skills students can acquire at The Kyoto College of Graduate School for Informatics are practical "Information management and management" skills. Practical "Information management and management" abilities are: (1) a global ability ("look down from a high place over a wide area or at the whole") that takes a bird's eye view of information; (2) a strategic ability that selects information and responds to key matters; and (3) the ability of IT (information technology) that determines robust and flexible “how-to” or "the ways to materialize the acquired information" and robust and solid “what-to” or "ways to determine the purpose of the information”. At The Kyoto College of Graduate School for Informatics, I would like you to aim to acquire the ability to actually use the knowledge of "information management and management".

The evolution of civilization, culture and human beings starts from the selection of information. Information is the medium or substance that fills the space between man and man or between man and a thing. In addition, information connects or fuses various knowledge and technologies, and also acts as a catalyst for them. Learning is the discovery, organization and systematization of related information.

We hope that you will become a highly professional person who has the skills to master academics, compare and evaluate solutions that exist as multiple options for information management and management, and select those that meet your objectives.

Responsible Subject

  • Computer Organization Theory
  • Master Project

Field of Specialization

  • Computer System
  • Computer Architecture
  • Information Engineering
  • Engineering Education

Business Performance

Awards

  • Information Processing Society of Japan 1987 Best Paper Award, May 1987
  • Institute of Electronics, Information and Communication Engineers 2006 Information and Systems Society Activity Distinguished Service Award, December 2006
  • Information Processing Society of Japan Award for Excellence in Teaching Materials 2008, March 2009
  • The Japan Society for Engineering Education, 18 (FY 2008), The Japan Society for Engineering Education Award for Best Writing, August 2009
  • Information Processing Society of Japan Fellow (Authentication), March 2012
  • Japan Information Processing Society, Heritage of Information Processing Technology (Certification), March 2014

His book (single book only)

  • Parallelism, Corona, p. 229, June 1991
  • Fundamentals of Computer Architecture, Modern Science, Inc., page 330, March 1993
  • Computer Architecture, Aum, p. 413, March 1997
  • Hardware Introduction, Science, Inc., page 158, December 1997
  • Logic circuits studied in computer science and their design, Modern Science, Inc., page 265, September 1999
  • Revised and Revised Computer Architecture, Modern Science, Inc., page 405, March 2003
  • Operating Systems Learned in Computer Science — OS Science — Modern Science, Inc., page 272, December 2007
  • Invitation to Computer Engineering, Modern Sciences, p. 262, February 2015

Academic Paper

  • S. Tomita, K. Shibayama, S. Oyanagi, H. Hagiwara: Hardware Organization of a Low Level Parallel Processor, Proc. IFIP Congress 77, pp. 855 -860, Aug. 1977
  • Shigeru Koyanagi, Kiyoshi Shibayama, Shinji Tomita, Hiroshi Hagiwara: Hardware Configuration of Microprogram Control Computer QA -1, IEICE Journal, Vol. 61 - D, No. 1, pp. 64 -71, January 1978
  • Shigeru Koyanagi, Kiyoshi Shibayama, Shinji Tomita, Hiroshi Hagiwara: Japan Institute of Electronics and Telecommunications, Journal of Microprogram Control Computer QA -1, Vol. 61 - D, No. 1, pp. 72 -79, January 1978
  • H.Hagiwara, S.Tomita, S.Oyanagi, K.Shibayama: A Dynamically Microprogrammable Computer with Low-Level Parallelism, IEEE Trans. on Computers, Vol.C-29, No.7, pp.577-595, Jul.1980
  • K.Shibayama, S.Tomita, H.Hagiwara, K.Yamazaki, T.Kitamura: Performance Evaluation and Improvement of a Dynamically Microprogrammable Computer with Low-Level Parallelism, Proc. IFIP Congress 80, pp. 181 -186, Oct. 1980
  • Kiyoshi Shibayama, Toshiyuki Nakata, Toshiaki Kitamura, Shinji Tomita, Hiroshi Hagiwara: Emulation of various language processors by the universal host computer QA -1, IEICE, Journal of Journals, J 65 - D, Vol. 11, pp. 1374 -1381, November 1982
  • S.Tomita, K.Shibayama, T.Kitamura, T.Nakata, H.Hagiwara: A User-Microprogrammable, Local Host Computer with Low-Level Parallelism, pp.151-157,June, 1983
  • Toshiaki Kitamura, Toshiyuki Nakata, Kiyoshi Shibayama, Shinji Tomita, Hiroshi Hagiwara: Low-level Parallel Processing System for the Universal Host Computer QA -2, Information Processing Society of Japan, Journal of Informatics, Vol. 27, No. 4, pp. 445 -453, April 1986
  • S. Tomita, K. Shibayama, T. Nakata, S. Yuasa, H. Hagiwara: A Computer with Low-Level Parallelism QA -2 - Its Applications to 3-D Graphics and Prolog/Lisp Machines -, 13 th Annual Intn. Symp. on Computer Architecture Conf. Proc., IEEE and ACM, pp.280-289, Jun.1986
  • Kiyoshi Shibayama, Shinji Tomita, Hiroshi Hagiwara: Emulation of a sequential Prolog machine by the universal host computer QA -2, Information Processing Society of Japan, Journal of Informatics, Vol. 27, No. 8, pp. 754 -767, August 1986
  • Kiyoshi Shibayama, Toshiaki Kitamura, Toshiyuki Nakata, Shinji Tomita, Hiroshi Hagiwara: High-function Sequential Control System for Universal Host Computer QA -2, Information Processing Society of Japan, Journal of Journals, Vol. 27, No. 10, pp. 960 -969, October 1986
  • Kiyoshi Shibayama, Hiroshi Shikake, Yasutsugu Kawakura, Masasuke Yamamoto, Hiroaki Hirata, Ken Kano, Hiroshi Hagiwara: Parallel Processing Method of Parallel Computer KPR for Logic Programming Languages, Information Processing Society of Japan, Journal of Informatics, Vol. 30, No. 12, pp. 1573, -1583, December 1989
  • T. Kanai and J. Shibayama: "A Parallel Execution Method for Distributed Production Systems," IEICE Transactions, Vol. J-75-D-I, No. 8, pp. 685-693, Aug. 1992.
  • Kenichi Terasawa, Haruo Niimi, Kiyoshi Shibayama: Design of a C + + Class Library for Parallel Processing, Journal of the Japan Electronics and Telecommunications Society, Vol. -78 - D-I, No. 2, pp. 79, -86, February 1995
  • Katsuhide Tianjin, Hiroaki Hirata, Haruo Nijitsu, Kiyoshi Shibayama: Hierarchical Thread Scheduling Scheme for Distributed Memory Parallel Computers, Journal of the Japan Society of Electronics, Information and Communication Engineers, Vol. J -80 - D-I, No. 7, pp. 615 -623, July 1997
  • Hirata Hiroaki, Okumura Akio, Shibata Yukishige, Shinjitsu Haruo, Shibayama Kiyoshi: Performance Comparison of Instruction Cache Configuration and Instruction Fetch Scheme for Multithread Processors and One-Chip Multiprocessors, IEICE Journal, J -81 - D-I Vol. 6, pp. 615 -623, June 1998
  • Jun NUNEME, Hiroaki Hirata, Haruo Nijitsu, Kiyoshi Shibayama: Dynamic Load Balancing Method Considering Load Change Rate for Massively Parallel Computers, Journal of the Japan Society of Electronics, Information and Communication Engineers, J -83 ‐ D ‐ I Vol. 9, pp. 936 -945, September 2000
  • Masafumi Yamamura, Masafumi Kadota, Hiroaki Hirata, Haruo Nijitsu, Kiyoshi Shibayama: Evaluation of Data Preload Method for Linked List Structure, Journal of the Japan Society of Electronics, Information and Communication Engineers, Vol. J -84 -D-I, No. 2, pp. 136, -145, February 2001
  • Jun NUNEME, Hiroaki Hirata, Kiyoshi Shibayama: Broadcast Range Variable Ethernet Switch for Network Verification, Journal of the Institute of Electronics, Information and Communication Engineers, J -88 -D-I Vol. 4, pp. 908 -911, April 2005
  • Kunio Nakatsukasa, Jun Nunome, Hiroaki Hirata, Kiyoshi Shibayama: Microprocessor Architecture with Falsification Detection Function of Return Address, Journal of the Japan Society of Electronics, Information and Communication Engineers, Vol. J -97 - D, No. 3, pp. 614 -624, March 2014
  • S. Ichii, A.Nunome, H. Hirata and K. Shibayama: A Lazy-Updating Snoop Cache Protocol for Transactional Memory, Intn. J. of Computer & Information Science (IJCIS), Vol. 15, pp. 31 -40, Jun. 2014
  • A.Nunome, H. Hirata and K. Shibayama: A Distributed Storage System with Dynamic Tiering for iSCSI Environment, Intn. J. of Networked and Distributed Computing (IJNDC), Vol. 3, No. 1, pp. 42 -50, Jan. 2015
  • S. Yuki, A.Nunome, H. Hirata and K. Shibayama: A Large-Scale Speculation for the Thread-Level Parallelization, Intn. J. of Computer & Information Science, Vol. 17, pp. 24 -32, Jan-Mar. 2016

Many others (Scientific papers, review papers, research reports, research reports, scientific research grant reports, etc.)